目次
LSI's and Electronic Systems towards the Year 2010 Prof. Takayasu Sakurai Center for Collaborative Research, and Institute of Industrial Science, University of Tokyo E-mail:tsakurai@iis.u-tokyo.ac.jp
Silicon Age
World-Wide Semiconductor Market
World semiconductor market
Dynamic Memory Price Down
System LSI for Next Generation Games
Moore’s Law
Limit of Miniturization
Scaling Law
Scaling Law
Three crises in VLSI designs
Ever Increasing VLSI Power
VDD, Power and Current Trend
Necessity for Low-Power Design
Performance Requirements for Multimedia
What sets the technology trend?
Delay & Power Dependence on VDD & VTH
Concept of Super Cut-off CMOS (SCCMOS)
Delay characteristics (inverter & NAND)
Measurement of 32bit full adder
Transient response of chip temperature
Approach to low-power LSI
Homogeneous vs. Heterogeneous
DRAM Embedding
Energy of various operation Integration (system LSI) is the key to low-power
Good reference for low-power design
Three crises in VLSI designs
Advances in interconnection technology
Interconnect determines cost & perf.
RC delay and gate delay
RC delay of global interconnections
Interconnect Cross-Section and Noise
Inductive Effects
Inductive Effects in Clock Lines
Three crises in VLSI designs
VLSI Design in 2010
Overcome complexity crisis
LSI in 2012
Chip in 2012
Summary
|